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This report will discuss all work performed by General Electric on contract
No. NAS9-11961 beginning on lU June 1971 through final completion. In
initial meetings between GE and NASA personnel, a discussion of the use of
hybrid circuit techniques in execution of the contract were reaffirmed as
stated in Volume I, Technical Proposal for the Univeral Voice Processor
Development, submitted in response to National Aeronautics and Space Adminis-
tration, Manned Spacecraft Center, RFP Wo. BC73-50-1-157P. GE stated that
by using hybrid techniques, several circuit configurations could possibly
satisfy the electrical specifications so emphasis would "be on optimizing
the design for manufacturability. Once the design is firm, quick reaction
will be afforded by the hybrid approach.
For the purposes of this report, the evolution of the circuit development will
be presented to conform with the block diagram (Fig. l) in the following order:
I AGC Circuit
II Input Amplifiers
a. High Level
b. Low Level
III Clipper ' .
IV Voice Operated Switch (VOX)
a. Level Sense
b. Gate
V Filter
VI Output Booster and Current Limiter Stage
VII Power Conditioning
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I. AGC Circuit
Initial design was started with the use of an integrated circuit AGC
amplifier being the principal control element of the design. Three
different AGC circuits were breadboarded and tested using the IM370
(National Semiconductor) AGC amplifier. The circuits suggested by
National Semiconductor and subsequent circuit designs by General . .
Electric used large value capacitors ( 1 mfd). This was finally
eliminated by the circuit shown in Fignvp. 2. The design was reduced
to a breadboard and did not require input amplifiers. The amplification
for the low level input was provided in the AGC circuit, as well as
the necessary differential.to single-ended signal conversion.. The
high level input was then reduced, by resistive dividers, so that it
could be processed by the same AGC circuit. This approach was considerably
simpler than the design described in the Design Performance Specification
Report, but failed to meet the performance requirements in three respects:
1) The exact input level at which the AGC could produce 0 dbm
was not predictable as the exact value of open loop gain
for the IM370 (used in the AGC) was not predictable.
2) The level at which VOX action initiated was not well controlled
due to the necessity of using the AGC output as the VOX signal
,.,„„,. .... ,,..,. ......input.- ,...,_.__-_. _ „ _ , „ .. .. . . ,__._..,_„ _„ . .,.,,. ._.,.,.,. ., _.._ ._,.. ,.. _^ =...
3) The ability to generate an external indication of AGC status
. was doubtful due to the closed loop operation of the IM370
which resulted in small and unpredictable AGC control signals.
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Additionally, the distortion exhibited by the IM370, while not ex-
cessive, was considerably greater than that produced in the final
circuit. As a result of the above deficiencies the design was changed
to a completely new circuit concept.
The final design (Fig. 3) is an AGO circuit with a maximum gain of
25db. Because of this, a gain of -25db is required from the high-level
input amplifier and a gain of +30db was required from the low level
input amplifier. The signal range is normalized to the voltage equiva-
lent of -25dbm to Odbm on (for a sinusoidal signal) 123mv p-p to 2.19
volts p-p. The AGC provides a maximum gain of 25db (l?-8 volts/volt)
and a minimum gain of 0 db. This is accomplished by varying the
effective resistance of Ql. The maximum gain is provided when Ql is
pinched off. The gain of the Ul stage of substrate Al is then -R^ /
(R2 + R3) or 17-8-volts/volt. Ql must be capable of reducing the gain
by appearing as a low resistance. The equivalent resistance (Rj;) needed
can be calculated for the following relationships:
Let Rp (ReR3)/(Re+
Then A rain = 1 = Rp
Rp + R2 R3
Therefore Re 113
The Rpg (ON) for a 2N5566 is specified as 100 maximum and therefore
provides the necessary Re when fully turned on.
The fet acts as a variable resistance element as described above. The
effective resistance of a fet in the triode or pre-pinch off region
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is determined from the following expression for the drain current:
JD = GVds C1 - Vgs - Vas/2)
VP
Re is therefore calculated as follows:
. 1 = did = G - G Vgs + G Yds
Re dVds Vp Vp
or .
G (. Vp - Vgs + Vds )
In this application it is necessary that Re appear as a linear resistance
to minimize distortion products . There were two methods which could
have been used to accomplish this. If VDS is superimposed on VgS, the
VDS terms cancel in the expression for Re- This would result in an
extremely low distortion circuit. Unfortunately, the required coupling
capacitor introduces additional time delay into the AGO loop which causes
gain-control overshoot. The loop should ideally be controlled by a
single time constant for optimum transient (attack) performance. The
second method of achieving near linear performance is to limit the value
of Vj-jg so that it is insignificant compared to Vp (about -3 volts for
the selected fet) and VQQ. This approach has been incorporated into the
UVP circuit. For sinusoidal signals, the p-p voltage across Ql is
limited to 6.3 mv. This results in (typically) less than 1% distortion
for the AGC stage with Re being given approximately as
Re 100 (Vp/(Vp-VgS)
Note that this expression "blows up" as VgS Vp as expected. It is
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valid only for Vgs ]> Vp and is taken as infinite for Vgs *C Vp. The
Ul stage provides a constant*25 db of gain when the normalized signal
level falls below the voltage equivalent of -25 dbm or 123 mv p-p for
a sinusoid. This gain is obtained when Ql is pinched off so that fet
variations do not affect this maximum gain or the input level at which
it occurs. U2 (on substrate Al) is connected as a high gain noninverting
amplifier with an offset provided by Rr. If the input to the stage is
below the level determined by R5 and Ry (10 R^ /(E^  + Ry) =1.1 volts),
the output of U2 is saturated to approximately -9 .volts. Under this
condition Cl^ will be discharged through RI:L to about -10 volts, pinching
off the gain control fet Ql. This results in the Ul stage exhibiting
the maximum gain of 25 db. When the input to the U2 stage exceeds 1.1
volts, capacitor Ck is charged R9 or RIQ so that Vgs of Ql is raised.
As can be seen from the expression for Rg, this action reduces the value
of Rg which reduces the stage gain. In this manner, the output of the
Ul stage is maintained at the voltage equivalent of 0 dbm for all inputs
(to the Ul stage) between -25 dbm and 0 dbm.
The initial attack time is governed by the R9 or C4 time constant.
This results in a worst case attack time of less than 10msec. as
required. For steady-state conditions and for small gain changes the
gain control time constant is RIO, Clj., a much larger time constant. This
results in reduced distortion, particularly at low frequencies. ^
The release time is governed by R^ i, 04 a time constant of 100 seconds.
This results in a release time of approximately 10 seconds.
FET Q2 provides a method of externally determining AGO status. The gate
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of Q2 (Q2 is half of a matched pair with Ql) is operated in parallel
with that of Ql. The channel conductance of Q2 can, therefore, be
monitored and serves as an indicator of AGC gain. The drain of Q2
(Pin 5) may be connected to the voltage divider #2^  and R25 (Pin 3)
to provide AGC status in the range of 0 to +5 volts.
II. Input Amplifiers
The .input amplifiers (Ul, U2 of substrate A2 and associated resistors)
are designed to normalize the input signal levels to the voltage equiva-
»
lent of -25 dbin to 0 dbm. This level is selected'to optimize the signal-
to- noise performance on the low-level input. To obtain these levels,
the voltage gain of Ul (high level amplifier) is set at -25 db (1/17.8
volts/volt) and that of U2 (low level amplifier) at +30 db (31.6 volts/
volt).
In the high level input amplifier, RI and R4 provide a differential input
impedance of 600 «ft« as required. RZ, R-$, Re and Rg are 1% resistors
so that approximately h-0 db of common mode rejection is obtained. The
common mode voltage limit for the Ul amplifier stage is determined by
the closed loop gain (1/17-8), the CMRR, and the common mode voltage
limit of Ul at approximately 10KV! A more realistic limitation is
imposed by the allowed power dissipation of R^ and R^. This restriction
places the common mode limit @ 7 volts.
The low level amplifier, U2, is normally operated with a single-ended
input with R^  (Pin 31) grounded and signal applied to R^ i (Pin 29).
This results in ^  150K -ft- input impedance. A balanced 600-n*
input impedance can be achieved by the use of a 300 •**• resistor from
Pin 31 to ground and a 320 -'V. resistor from pin 29 to ground. The
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voltage gain of the stage is 31.6 volts/volt with a CMMR of approxi-
mately ^0 db. The output of Ul and U2 are available to use for the
correct signal source to the AGO and VOX requirements.
III. Clipper
The clipper circuit is comprised of Q8, Q9, CR5, and associated
components. The clip level reference is applied to the compensation
input of Ul (IM308) and establishes peak clip levels within Ul. If
internal components are used pin 7 must be connected to pin 9- This
will give reference clip levels of approximately + 4.35V as the appro-
priate pins 6 and 9- This circuit clamps the output of the AGC Amp
(Ul) to 12 dbm + 1 db at the AGC output (Pin 11). With an external
resistor between pin 6 and pin 95 the AGC output can be clipped to
levels between +15 dbm/and +3 dbm. By using separate reference resistors
the clipping can be unbalanced for more efficient use of transmitter
capability.
IV. VOX
The VOX circuitry of substrate A2 is comprised of amplifier U3 and circuitry
associated with Ql through Q3. The VOX input is taken from the normalized
output of the Ul or U2 stage.
Amplifier U3 serves to increase the signal level so that precise amplitude
detection can be performed. The smallest signal level which must activate
the VOX is the voltage equivalent of -U5 dbm (corresponding to -20 dbm
on the high level input and -70 dbm on the low level input) or 02.3 mV
p-p. . If the free end of R15 is left open, the gain of the U3 stage is
reduced to 2.kk so that a -25 dbm signal is required to activate the VOX.
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This corresponds to 0 dbm on the high level input or -50 dbm on the
lov-level input. Intermediate levels can be programmed by placing
the appropriate value resistor between the free end of R15 and ground.
The matched pair (Q1A-QLB) serve as precise amplitude comparators.
R20 and R21 set the slicing level at plus 150 mV. In this manner,
QlA will conduct only if the signal is above +150 mV. The comparator
output drives Q2 to activate the R23, R24, (& network.
The attack time is controlled by the R24 Ck time constant and is less
than 5 msec, as required. The release time is governed by the E23
Ck time constant and is approximately 1 sec. after the input signal
falls below the required activation level.
Q3 (substrate Al) serves to gate the output of the AGC into the filter
section. Q3 (substrate A2), operated in parallel to Q3> substrate Al,
provides an external indication of VOX status. The fet can be used to
drive logic gates when connected to the junction of the R7 and RIO
voltage divider providing output levels of 0-5 volt logic level on can
be wire OR'd externally with other circuits.
V. Filter
Amplifiers U3 and Uk (substrate Al) and the associated passive components
provide a bandpass filter. The two stages are identical with respect to
-their low pass-characteristics.- Each stage provides--i)-0db/dec of rolloff
for a total of -80db/dec. The 3db frequency of the filter at the high
end is approximately 2.3 KHz.
At low frequencies, the gain of the U3 stage is controlled by the ratio
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R13/R12. That of the Uk stage is controlled by the ratio R17/R16.
The U4 stage appears as an inverting amplifier at low frequencies so
that a high pass section is obtained by simply adding 07. The lov
frequency cutoff is then 1/2 *fT Rl6 CJ or 96Hz.
VI. Output Buffer & Limiter
The output buffer provides current gain for driving a 6oO-*t»load.
Transistors Q^ through Q7 (substrate Al) and associated resistors and
diodes provide this function as well as providing over current protection
for the output stage.
The necessary current gain is provided by Q6 and Q7 operating as a
unity gain complimentary symmetry buffer. Diode Quad CR2 provides
class AB biasing to eliminate crossover distortion. Resistors R22
and R23 prevent thermal runaway. The actual base drive for the output
transistors comes from R20 and R21.
Output over current protection is provided by R22, R23, Q4, and Q5« If
the output current exceeds approximately 30ma, QA and Q5 rob the output
transistors of base drive. Note that 30ma of output current can only
occur under a fault condition as ± ^ Qma. into a 600 ^ V load provides
± 18 volts of output swing capability.
VII. Power Conditioning
""The'inp\it^ 6weT''*supply""''Ievel¥"are'"4:15"v61tS'. These "are "dropped to'*
+10 volts by the use of zener diodes. High frequency noise is by-
passed by C6 and C8. Reverse voltage protection is provided by CR1
and CR2.
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UVP Performance Summary
Output Impedance ("both stages)
Noise (both stages)
AGO Circuit
Gain .
A summary of the performance specifications follows.
Input Amplifiers
Voltage Gain of Ul stage:
Voltage Gain of U2 stage:
CMRR (Ul stages):'
Input Impedance
± Idb
1 db
> 40db at DC
f? 35db 0 to 2.3KHz
in. = 6oo-«-- + 10$
U2 = "£ 100K single ended
600-A— balanced (ext component)
< 100 ^— for output current < + 5ma
< the voltage equivalent of -65 dbm
with inputs shorted to ground
(300Hz to 2.3Khz)
The AGC shall maintain a constant
level of 0 dbm ± .5db at the AGC output
test pin for steady-state sinusoidal
inputs between -25 dbm and 0 dbm. The
AGC gain shall be a constant +25 dbm
± .25 db for inputs below -25 dbm. In-
puts referred to above are measured at
the AGC input pin (normalized inputs) and
are to be between 300 and 2.3Khz.
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Attack Time:
Release Time:
Idle Gain:
Distortion:
Attack time is measured, using an 3GOHz
tone burst signal. The attack time
needed to bring the AGO output down
to Odbm ±.5db following application
of the tone burst (tone burst amplitude
between -25dbm and Odbm) shall not
exceed 10msec. AGC gain prior to .
tone burst application shall be 25db.
AGC release time is to be measured
using an 800Hz test tone. The test
tone amplitude, following initial
stabilization of the AGC with a Odbm
input, is to be abruptly reduced from
Odbm to -25dbm. The time required for
the AGC output to return to Odbm ±.5db
shall be between 7 and 17 seconds.
For zero signal input, the AGC gain
will idle at its maximum value of +25db.
The AGC output is gated off under such
conditions by the VOX circuitry and
therefore appears to have zero gain
a^TTthe UVP output. ---.---
The harmonic distortion produced by
• the AGC circuit shall be less than 1$ for
any normalized steady-state sinusoidal
-Ik-
VOX Circuit
Filter:
Threshold:
Attack Time:
Release Time:
input level between -25dbm and Odbm at
any frequency between 300Hz and 2,3Khz.
A -single pole RC low pass filter is
included in the VOX circuit to reduce
noise sensitivity. The -3db frequency
is 700 Hz +
The threshold is programmable between
-l)-5dbm and -25dbm (normalized inputs)
when measured with a 300 Hz test tone.
The VOX will operate at -25dbm +_ Idb
with no external resistors and at -
+ Idb if the VOX gain pin is shorted to
ground. Intermediate values are program-
mable with an external resistor connected
between the VOX gain pin and ground.
The VOX attack time is measured as the
time between application of a tone burst at
630 Hz and at a level 3d.b above the pro-
grammed threshold and the closing of the
VOX switch as indicated at the VOX status
pin. The attack time shall be less than
5 msec.
The release time is to be measured with
a 630Hz test tone. The release time
.-15-
Filter and Output Stage
3db (±ldbj Bandwidth:
High Frequency Rolloff:
Low Frequency Rolloff:
Noise (with VOX off):
Output Impedance:
Clipper
Clip Level:
Input Power Requirements
Voltages
""Current"" """"" """""
io the time required for the VOX switch
to open, as indicated at the VOX status
pin, following the time at which the test
tone amplitude is reduced below the
nominal VOX threshold level. This delay
shall "be 1 + .2 sec.
lOOHz to 2.3 Khz
-80db/dec
-20db/dec
More than 60db below nominal (Odbm)
output
< ion. at |lo|< 20ma
UVP is normally programmed to clip at
12dbm i Idb at the AGC output. Clip
levels between +15dbm and 3dbm can be
programmed with an external resistor.
±15 volts,
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1. Resistors
Value
HI
R2
R3
Rl+ .
R5
R6
R7
R8
R9
RIO
Rll
R12
R13
XLk
KL5
Bl6
HI?
B18
R19
R20
R21
R22
UVP PARTS LIST
Substrate No.4l
(OHMS) Tol(#)* Power**
27 K
37 K +1
2 K
69k K + 1 .
8. IK ±1
IK
IK ±1
68 K '
.5 K •
430 K
100 MEG- + 10
38. 7K ±1
38. 8K + 1
19 .^ K
kO K
38. 8K +1
38. 8K +1
19. kK
60 K
10 K
10 K
20-^ -
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Resistors (continued)
Value (OHMS) TolK)* Power**
R23
R2l4
R25
R26
R2?
R28
R29
R30
R31
20-"-
20 K
20 K
10 K '
10 K . • ,
1 0 K + 1 • • • ' • " •
15. ^K . ' + 1
10 K +1
2.2 MEG
* = + yfg -unless otherwise noted
** =s="<T"50 inw unless "otBerwise'notid
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2. Capacitors
3.
Value*
Cl
C2 1
C3 27
Ck I
C5
C6
C7
C8
C9
CIO
Cll
C12
CIS
Amplifiers
(ufd)
.12'.
pfd
.006
.001
.1
.006
.001
.1
.1
.1
.1
Tol ± 5$ (Except as Noted)
+ 80$, - 20$
+80/0, -20$
+80$, -20$
+70$, -20$
+80$, -20$
»
Ul = LM 308, or equivalent
U2 = 7^ 1> or equivalent
U3 = 7^ -1, or equivalent
UU = 7^ 1, or equivalent
FBI'S
Ql = 2N5566nJ Matched Pair
Q3 = 2B&393, or equivalent
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5. Transistors
QU = 2N2222A
Q5 = 2N2907A
Q6 = 2N2222A
Q7 = 2N2907A
Q8 = 2N2222A
Q9 = 2N2907A
6. ' Diodes
CR1 1N91UN - Bionics, or equivalent
CR2 DI91^ - - Quad, Bionics, or equivalent
CE3 DI91U - Quad, Bionics, or equivalent
CRU DI91U - Quad, Bionics, or equivalent
CR5 ' BI9li| - Quad, Bionics, or equivalent
CR6 ' / 1N914N - Bionics, or equivalent
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1. Resistors
Value
Rl
R2
R3
Rlf
R5
R6
R8
R9
Rll
R12
R13
KLU
R15
Rl6
R17
Rl8
R19
R20
UVP PARTS LIST
Substrate NoJ^2
(OHMS) TolO/o)* Power**
300-^. 160 mw
8 9 K + 1 . ' • ' - . '
5 K +1
300 -A- . 160 mw
8U.3K
 ± l
..73K
 ±i
5 K +1
158K + 1
5 K ±1
158K +1
9 K '
200 K
10 K +1
157 K +1
2U6 K +1
20 K
100 K
1.31M + 1
-21-
1. Htisi
Value (OHMS) . Tol(%)* ___ Power**
R21
R22
R23
R2U
R25
R26
R2?
20 K +1
30 K
11 M
2K
22- M
1U5-* - '
1^ 5 -*-
200 mw
200 mw
*An Tol. + 5$ - except as noted
**Power ^ 50 mw - except as noted
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2. Capacitors
Value (ufd) Tol. + 5% (Except as Noted)
' Cl
C2
. C3
• ck
C5
C6
C7
C8
3. Amplifiers
Ul = 7U1, or
U2 = 7Ul, or
U3 = 7*a, or
4. Transistors
. 1 • • • • ' •
.022
.1
.1 .
1 + 80, - 20f0
.1 +80/.-20S&
1 +80, - 20$
.1 . +80, -20%
equivalent
equivalent
equivalent
Ql A,B = DI UOU4, or equivalent
Q2 = 2N 2605A
5. FET'S
Q3 = 2NU393, or equivalent '
6. Diodes
CKL = Use C-B of 2N2222A
CR2 = Use C-B of 2N2222A
CR3 = Dickson CZA10D3, or equivalent
= Dickson CZA10D3, or equivalent
-23-
Applications of the UVP
The design of the UVP is an attempt to strike a balance between high flexi-
bility and minimum external parts count.
There are four areas in the circuit where modifications are possible. These
are: .
I The low level input amplifier
II The clipping circuit
III The VOX amplifier .
IV The signal gate .(normally voice activated)
-2k-
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I. Low Level Input Amplifier
The low level input amplifier (U2 on substrate A2) provides up to 30 db
of gain. The amplifier can be configured as a single-ended inverting,
single-ended non-inverting, or differential input stage. The three
configurations are illustrated in Figure k. •
Figure h (a) illustrates U2 used as an inverting, single-ended amplifier.
The input impedance is 5K -f Rx. Rs is the source impedance associated
with es. Rx is an externally added resistor which increases input
impedance and decreases stage gain. The gain is given as 158K/(5K+Rx+Rs)•
Figure h (b) illustrates U2 used a non-inverting, single-ended amplifier.
The input impedance is 163K -f Rx and the gain is:
A = (163K/5K) (158K/(l6.3K + Rx + Rs)).
Again, Rx is used to increase input impedance and decrease gain.
In the two single ended stages, a resistor between the input pin (pin
31 or 29) and ground can be used to reduce both input impedance and
gain.
Capacitor coupling may be used for either of the two configurations.
If a balanced source is used to feed U2, the differential input con-
figuration of Figure h (c) may be used. The differential input impedance
is given by:
Rin = Rx Rpl 5K + Rx RP2 163K
where signifies parallel resistance.
-25-
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The expression for gain is cumbersome. From pins 31-29 "the gain is
158K/5K. Appropriate correction must be made for the voltage dividers
of Rp;L with Rs and Rx as well as Rp2 with Rs and Rx.
.II. Clipping Circuit
The clipping level is determined by the voltage on pins 6 and 9- By
connecting pins .7 and 9 externally, nominal clip levels of =10 4- 20
(10K + 15.4K)/(10K •*- 15. 4K + 10K) and +10 -20(lOK + 15.4K)/(lOK + 15. ^K + 10K)
volts are established. These levels, ±4.4 volts, correspond to a -H2db
in level out of the AGC amplifier, Ul (substrate Al).
A range of .clip levels can be selected by using an external resistor. For
clip levels above +12dbm, the following expression may be used:
ec = ± ((20(25.4K + Rj/35'.ltt + Rx)) . - 10 )
where ec is the resulting clip level and Rx is the value of an external
resistor connected between pins 7 and 9« Clip levels between +4.4 volts
(RX = 0) and approximately ±9 volts (Rx -^  oo ) are programmable in this
manner.
For clip levels below +12dbm, the following expression may be used:
ec = ± ((20(10K + Rx)/(20K + Ey,) ) -10)
where ec is the resulting clip level and R^ is the value of an external
resistor connected between pins 6 and 9« Clip levels between approximately
±1 volt (Rx *4^  0) and ±4.4 volts (R^ . = 15. 4K) are programmable in this
manner.
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III. VOX Amplifier
The gain of the VOX amplifier may be changed to alter the input level
at which the VOX will activate. This control is possible by using an
• external resistor between pin 29 and ground. With pin 39 open, the
VOX gain is (2h6 4 10K + 157K)/(10K -f 157K), resulting in a VOX
activation level of '0' dbm at the high level input. With pin 39 shorted
to ground, the gain is increased to (2U6K + 10K)/10K, resulting in a
VOX activation level of -20dbm.at the high level input. Intermediate
values of VOX gain can be programmed with an external resistor between
pin 39 and ground.
IV. Signal Gate :
The signal gate Q3 on substrate Al is normally controlled by the VOX
circuitry on substrate A2. The gate will be off (no output) when the
voltage at pin 10 is negative (typically -10 volts) and on (signal gated
through the filters and output stage) when the voltage at pin 10 is
positive (typically +10 volts).
If 'push-to-talk' operation is desired in place of VOX operation, the
external connection between pins 10 and 27 must be broken. The push-to-
talk switch can then be wired to pin 10 to provide the necessary control
levels. A suggested arrangement is shown in Figure 5-
-28-
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UVP - EXTENSIONS AND POSSIBLE NEW AREAS OF INVESTIGATION
The UVP Program has demonstrated the usefulness of the hybrid approach
for a moderately complex circuit realization. The hybrid technology
continuously advances, making available new opportunities for improvement
in systems such as the UVP. Two general areas which could benefit the
UVP as of this writing are (l) the refinement of the UVP as a voice
processor and (2) the extension of the old capabilities of the UVP.
Specific proposals in the two general areas are:
1. Refinement of UVP
(a) Reduce the complexity by reducing the numbers of
options available. If the specific input levels and
clip levels could be established, for example, consider-
able circuit simplification would result.
(b) Develop a power supply which operates directly from the
spacecraft +28 volt bus. New three terminal 1C regulators
appear very attractive for this application.
(c) Investigate new methods of filtering to reduce the
component count in the band pass filter circuitry.
(d) Replace the presently discrete design output stage with
an 1C. Such an 1C would incorporate CR2a, b, c, d; CR3a, b;
CRUa, b; R20, R21, R22, R23; Q,^ , Q5, 0,6, and Q7 from
substrate Al. The 1C would also have application as a current
limited power buffer for operational amplifiers.
(e) Reduce substrate count to one by virtue of (a), (c), and
(d), above.
2. Extension of Capabilities
Provide an earphone amplifier on the substrate for the "uplink"
communication. The 1C mentioned in (d), above, could be used here.
- . . - . • • • . -31- . •
U N I V E R S A L V O I C E P R O C E S S O R D E V E L O P M E N T
J. R. Arnett/793 (1)
R. E. Creamer/791 (1)
S. Feldman/700 (1)
T. J. Grimes/776 (3)
J. A. Joslyn/790 (1)
T. M. Kochan/776 (1)
G. M. O'Kane/770 (1)
F. H. Sawberger/157 (5)
B. W. Thomas/792 (3)
Men
helping
Man
GENERAL ^ELECTRIC
